	olus sign (+) inside this box -> +	Patent a d to a collec	Appro and Trade tion of info	oved for use th mark Office: L ormation unles	arough 09/30/20 J.S. DEPARTME ss it displays a v	PTO/SB/50 (4/98) 00. OMB 0651-0033 ENT OF COMMERCE
	REISSUE PATENT APPL					, C
	· · · · · · · · · · · · · · · · · · ·	Attorne	y Docke	t No.	105773	.001036
Address to		First Named Inventor		D. Pic		
Address to	Assistant Commissioner for Patents	Origina	l Patent	Number	5,614,	
	Box Patent Application Washington, DC 20231	_	l Patent Ionth/Day/	Issue Date Year)	March	
		Expres	s Mail La	ibel No.		
ſ	TION FOR REISSUE OF: X	Patent		Design Pa	tent	Plant Patent
_ APPI	LICATION ELEMENTS	AC	ССОМІ	PANYING	APPLICAT	TION PARTS
	Fee Transmittal Form (PTO/SB/56) Submit an original, and a duplicate for fee processing)	7.	Foreigi		im <i>(35 U.S.C.</i>	119)
2. X S	pecification and Claims (amended, if appropriate)	8.		ation Disclos ent (IDS)/P1		Copies of IDS
3. X D	rawing(s) (proposed amendments, if appropriate)	9.	English	Translation		ath/Declaration
	eissue Oath / Declaration (original or copy)	10.		ficable) I Entity nent(s) X	Statement fil	led in prior application, roper and desired
_	U.S. Patent ffer to Surrender Original Patent (37 C.F.R. § 1.178)	11.	(PTO/S	<i>B/09-12)</i> nary Amend		oper and desired
or r	PTO/SB/53 or PTO/SB/54)	12.			stcard (MPEP cally itemized)	
l L	Ribboned Original Patent Grant	13.	Other:	u ve specin	ally Remizeuj	
6. Original L	Affidavit / Declaration of Loss (PTO/SB/55) J.S. Patent currently assigned?		1	***************************************	•••••	
	X Yes No			***************************************	•••••	•••••••••••••••••••••••••••••••••••••••
(If Yes, ch	neck applicable box(es))	<u> </u>			***************************************	***************************************
ΧV	ritten Consent of all Assignees (PTO/SB/53 or 54)	, <u>NO</u>	TE FOR ITE	MS 1 & 10: IN 0	ORDER TO BE EN	ITITLED TO PAY
Х з	7 C.F.R. § 3.73(b) Statement Power of Attorney	(37 C	.F.R. § 1.2.	TEES, A SIVAL 7), EXCEPT IF C N (37 C.F.R. § 1	DNE FILED IN A P	MENT IS REQUIRED RIOR APPLICATION
	14. CORRESPONDEN	ICE ADD	RESS			
Custom	er Number or Bar Code Label 002779 (Insert Customer No. or Attac	***************************************	••••••	or 🗆	Corresponde	nce address below
Name						

	14. CORRESPONDENCE ADDRESS	<u> </u>	
Custo	omer Number or Bar Code Label 002779 (Insert Customer No. or Attach bar code label he	or Correspondence address	below
Name			
Address			
City	State	Zip Code	
Country	Telephone	Fax	

NAME (Print/Type) Registration No. (Attorney/Agent) 28,419 3/22/99 Signature Date

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be s.... to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

PTO/SB/53 (12-97)
Approved for use through 9/30/00. OMB 0651-0033
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

REISSUE APPLICATION BY THE INVENTOR, OFFER TO SURRENDER PATENT

Docket Number (Optional) 105773.00103

This is part of the application for a reissue patent b	ased on the original patent identified below.
Name of Patentee(s) Dante E. Piccone	
Patent Number 5,614,737	Date Patent Issued March 25, 1997
Title of Invention MOS-CONTROLLED HIGH-POWER THY	RISTOR
I am the inventor of the original patent.	
I offer to surrender the original patent.	
1. Filed herein is a certificate under 37 CFF	R 3.73(b).
2. Ownership of the patent is in the invento been made.	or(s), and no assignment of the patent has
One of boxes 1 or 2 above must be checked.	
The written consent of all assignees owning an uncerthis application for reissue.	divided interest in the original patent is included in
Signature X Typed or printed name	Date 3/16/99
Dante E. Piccone	, ,
	priginal patent is Silicon Power Corpora, plication for reissue.
I hereby declare that all statements made herein of statements made on information and belief are belief were made with the knowledge that willful false state fine or imprisonment, or both, under 18 U.S.C. 1001 jeopardize the validity of the application, any patent declaration is directed.	eved to be true; and further that these statements ements and the like so made are punishable by
Name of assignee Silicon Power Corporation	-
Signature of person signing for assignee	Date 3 12 75
Typed or printed name and title of person signing for Harshad Mehta, President and	
narshad Herica, Frestderic allu	CEO

Burden Hour Statement: This form is estimated to take 0.1 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

FIELD OF THE INVENTION

This invention relates to a high-power thyristor and, more particularly, to a high-power thyristor of the type in which turn-off of the thyristor is effected by shorting out, or bypassing, one of the PN junctions in the main current path 10 through the thyristor.

BACKGROUND

A typical thyristor of the above type is the MOS-con- 15 trolled thyristor (MCT) described in a paper by V. A. K. Temple et al appearing in the November 1992 issue of Power Conversion Intelligent Motion, pp. 9-16. Another example of such a thyristor is disclosed and claimed in U.S. patent application Ser. No. 08/381,766—Piccone et al, filed on Feb. 20 1, 1995, and assigned to the assignee of the present invention. Each of these thyristors comprises a multi-layer semiconductor body having four layers, with contiguous layers being of different P and N conductivity types, with each end layer constituting an emitter layer and the two intermediate 25 layers constituting base layers, the upper base layer serving also as a gate layer. The upper emitter layer is of an arrayed cellular construction. When the thyristor is in its "on" state, current flows in series through these four layers, passing in parallel paths through the cells of the upper emitter layer. 30 Turn-off of this thyristor is effected by relying upon fieldeffect transistors that are respectively integrated into all the cells of the upper emitter layer. These field-effect transistors are non-conducting when the thyristor is in its "on" state, but each is switchable into a conducting state that results in the 35 field-effect transistor effectively bypassing its associated upper base-upper emitter PN junction, thereby turning off the thyristor.

ű

Harry Harry

Ü

In each of the above-described thyristors, each cell of the thyristor includes a field-effect transistor integrated into the 40 cell, with certain components of the cell serving also as some of the components of the field-effect transistor. One disadvantage of this type of construction is that manufacture of the field-effect transistors must be performed by integrated-circuit fabricating procedures, and because the tran- 45 sistors are integrated into the cells of the thyristor, the whole thyristor is required to be fabricated by such procedures. Integrated-circuit fabricating procedures are much more demanding from precision and cleanliness standpoints than are the procedures normally used for fabricating high-power 50 thyristors. Hence, fabricating the above-described prior MOS-controlled thyristors becomes a very expensive proposition as compared to fabricating more conventional comparably-rated high-power thyristors.

OBJECT

An object of my invention is to construct a MOS-controlled thyristor is such a manner that there is no need to rely upon expensive integrated-circuit fabricating procedures for 60 manufacturing the portion of the thyristor that carries the main current when the thyristor is in its "on" state.

Another object is to provide, in a MOS-controlled thyristor having one of its PN junctions divided into a plurality of parallel-connected subjunctions, simple and effective 65 eans for developing a low-resistance ypass around the subjunctions when it is desired to turn off the thyristor.

2 SUMMARY

In carrying out the invention in one form, I construct the main current-carrying portion of the thyristor in the form typically used in a gate turn-off thyristor, as exemplified, for example, by that disclosed in my U.S. Pat. No. 5,005,065, assigned to the assignee of the present invention. This main current-carrying portion comprises a multi-layer semiconductor body having four layers, with contiguous layers being of different P and N conductivity types and with three back-to-back PN junctions between contiguous layers. One end layer constitutes an anode layer, an opposite end layer constitutes a cathode layer, and an intermediate layer contiguous with the cathode layer constitutes a gate layer. The cathode layer is divided into many elongated fingers, thereby dividing the PN junction between the cathode layer and the gate layer into many discrete PN subjunctions between the fingers and the gate layer. These subjunctions are effectively in parallel with each other so as to share the main current through the thyristor when the thyristor is "on". The gate layer has predetermined surface regions adjacent the cathode layer that are uncovered by the cathode-layer fingers and that respectively surround the PN subjunctions between the fingers and the gate layer. A gate electrode in ohmic contact with the gate layer in said predetermined surface regions of the gate layer surrounds the PN subjunctions between said fingers and said gate layer. The main current-carrying portion further comprises an anode electrode in ohmic contact with the anode layer and a cathode electrode having portions respectively registering with and in offinic contact with said cathode-layer fingers.

For imparting turn-off ability to this main current-carrying portion, I provide one or more MOS-type field-effect transisters connected between said cathode electrode and said gate electrode and located in one or more areas of the thyristor separate from said cathode-layer fingers. Each field-effect transistor is normally in a high-resistance state when the thyristor is "on" but is switchable to a low-resistance "on" state, thereby developing a low-resistance bypass around said P-N subjunctions and turning off said thyristor. The field-effect transistor or transistors are discrete components that can be fabricated separately from the main current-carrying portion of the thyristor and then connected between said cathode electrode and said gate electrode.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a plan view of the multi-layer wafer of a MOS-controlled thyristor embodying one form of my invention, as viewed from the cathode side of the wafer.

FIG. 2 is an enlarged view of a portion of the thyristor of FIG. 1 showing several side-by-side cathode layer (or emitter layer) fingers.

FIG. 3 is an enlarged sectional view taken along the line 3—3 of FIG. 2, with certain added elements shown schematically.

FIG. 4 depicts in enlarged and more detailed form a portion of the sectional view of FIG. 3.

FIG. 5 is an enlarged sectional view showing a MOS-type field-effect transistor (MOSFET) constituting a portion of the thyristor of FIGS. 1-4.

FIG. 6 is a plan view, on an enlarged scale, of a cathodelayer finger included in the embodiment of FIG. 4.

FIG. 7 is an enlarged sectional view similar to FIG. 3 but showing certain additional parts schematically.

FIG. 8 is a sectional view similar to FIG. 4 but showing a modified embodiment of the invention.

5

10

15

20

25

30

35

40

45

50

55

60

DETAILED DESCRIPTION OF EMBODIMENTS

Referring now to FIGS. 1-3, the thyristor 8 comprises a thin, circular multi-layer wafer 9 of silicon comprising four layers of alternately-opposite P and N conductivity types, with three PN junctions between contiguous layers. These four layers comprise end, or outer, anode and cathode layers 10 and 11 of P and N type silicon, respectively, and intermediate base layers 12 and 13 of P and N type silicon, respectively, thus forming three PN junctions J1, J2, J3 in series between opposite faces of the wafer. The cathode, or 10 emitter, layer 11 is highly doped with donor impurity, for example, to a concentration of about 1021 atoms per cubic centimeter and is indicated in FIG. 1 as of N+ material. The base layer 12 contiguous to cathode layer 11 is doped with acceptor impurities, is lightly doped, and is indicated in FIG. 15 3 as of P type material. The PN junction J1 is located between base layer 12 and the cathode layer, or emitter layer 11. The base layer 12 is also referred to herein as a gate layer.

On the outer surface of the P type anode layer 10 there is formed, as by alloying, a thin layer 14 of aluminum consti- 20 tuting an anode electrode that is in ohmic contact with the anode layer. At the opposite face of the wafer, the N+ type cathode layer is divided into a large number of narrow elongated fingers 18. In the illustrated form of the invention, these fingers 18 extend radially of the circular silicon disc 25 and are arranged in a plurality of ring-shaped arrays concentrically disposed about the center of the wafer, as best shown in FIG. 1. On the outer surface of each of these fingers 18 in ohmic contact therewith is a thin layer 19 of aluminum registering with the finger. These thin layers 19 of aluminum collectively constitute the cathode electrode of 30 the overall thyristor. As shown in FIG. 3, disposed beneath each of the fingers 18 of N+ material is a projection, or mesa, 22 formed from the P type base layer 12 and extending upwardly from the surrounding region of the base layer 12. It will be apparent from FIG. 3 and the above description of 35 parts 18, 19 and 22 that the PN junction J1 is divided into a plurality of parallel-connected subjunctions respectively located between the mesas 22 and the fingers 18 atop the mesas. These subjunctions are designated IIa.

In one form of the invention, a conductive clamping plate (not shown) is applied to the top of the overall thyristor to make contact with all of the cathode electrodes 19 and thus, to form a terminal for the thyristor connecting all of the cathode electrodes 19 in parallel in the external power circuit in which the thyristor is connected. This parallel connection is schematically depicted at 24 in FIG. 3. The anode electrode 14 is suitably bonded to a circular plate (not shown) of tungsten or molybdenum or the like to form a terminal for connecting the anode in the external circuit 50 indicated at 25. This anode connecting structure can be the usual tungsten or molybdenum plate structure that is used for the anode connection in conventional high current thyristors.

Referring to FIG. 3, in the illustrated thyristor, the base 55 layer 12 that is contiguous with the cathode layer 11 serves as a gate layer. This gate layer 12 has a surface region 27 adjacent the cathode layer 11 that is not covered by the cathode layer. Covering this surface region 27 and in ohmic contact therewith is a thin metallic coating 30, preferably of 60 aluminum, that extends over the entire upper face of the silicon disc 9 except for the regions occupied by the mesas 22 and a narrow marginal region 32 surrounding the base of each of these mesas. The metallic coating 30 acts as a gate electrode for the thyristor, as will soon be explained.

Each of the cathode-layer fingers 18 acts as the cathode layer of a miniz me thyristor (depicted in FIG. 4) comprising

the finger 18 as the top N layer and the portions of layers 12, 13 and 10 therebeneath as P, N, P layers, respectively. These miniature thyristors are all effectively connected in parallel and together constitute the main current-carrying portion of the overall thyristor, designated 8.

When the anode 14 of the overall thyristor is positive with respect to the cathode 19, no appreciable current flows between the anode and cathode unless a gating signal is applied between the gate 30 and the cathode 19. But when an appropriate gating signal that produces a predetermined minimum current flowing from gate to cathode via subjunction J1a in each miniature thyristor is applied, each miniature thyristor switches "on" and current flows between its anode and cathode. The triggering circuit for producing this gate-to-cathode current is conventional and is not shown in 15 the drawings.

After the overall thyristor 8 has become conducting, it can be turned off by shorting out (or developing a low-resistance bypass around) its base-to-emitter junction J1. For performing this function, a MOS type field-effect transistor (MOS- 20 FET) 40 is relied upon in the embodiment of FIGS. 1-3. The MOSFET 40 is connected between the cathode electrode 19 and the gate electrode 30. When the thyristor 8 is in its "on" state, the MOSFET 40 has a high resistance and essentially no current flows therethrough. When an appropriate voltage signal is applied to the MOSFET 40, it switches to a low-resistance state, thus developing a low-resistance bypass, or short, around the junction J1, thus turning off the thyristor.

The field-effect transistor 40 can be of a conventional 30 form, such as illustrated in FIG. 5, where one cell of a multicell MOSFET 40 is depicted. This MOSFET 40 comprises a multilayer silicon body 41 having four superposed layers 42, 44, 46, and 48. The bottom layer 42 is of heavily doped N type silicon; the next higher layer 44 is of N type 35 silicon; the next higher layer 46 is of P type silicon; and the top layer 48 is of N type silicon. The intermediate layer 44 has a portion 50 projecting through the layers 46 and 48 to the top surface 51 of the silicon body. The layer 46 surrounds projecting portion 50 and extends to the top Surface 51 of 40 the silicon body, and the layer 48 is of annular configuration and extends from the top surface 51 into the layer 46. Layer 48 also surrounds projecting portion 50 of layer 44, being separated from projecting portion 50 by a portion of layer 46.

There is a first PN junction 65 between layer 48 and layer 46 and a second PN junction 67 between layer 46 and portion 50 of layer 44.

Atop the silicon body 41 is an annular source electrode 54 that is in ohmic contact with the top surfaces of silicon layers 46 and 48. Beneath the silicon body 41 is a drain electrode 56 in ohmic contact with the bottom surface of silicon layer 42. The source electrode 54 is connected to the cathode electrode 19 of the thyristor, and the drain electrode is connected to the gate electrode 30 of the thyristor.

Adjacent the top surface 51 of the silicon body 41 of the MOSFET 40 is a gate contact 60 that is separated from the top surface by a thin coating 63 of oxide-type electrical insulating material. This gate contact 60 extends across the projecting portion 50 and spans the two PN junctions 65 and 67.

Referring still to FIG. 5, when a positive charge is applied to the gate contact 60, it develops an N type inversion layer in the Player 46 adjacent the contact 60. This inversion layer 65 70 effectively bypasses the two PN junctions 65 and 67, allowing current to flow between the source electrode 54 and

the drain electrode 56 via paths 72 and 74 extending through the inversion layer 70. These paths 72, 74 are low-resistance paths that effectively short out the upper base-to-emitter junction J1 of the thyristor, thus turning off the thyristor.

It is important that the shorting device, (e.g., MOSFET 40), upon operation, establish one or more paths of very low resistance since the resistance of the shorting paths largely determines the portion of the main current through the thyristor that is diverted from the PN subjunction(s) J1a of the thyristor and through the shorting path(s). My studies of this matter indicate that at least 10% of the anode current should be diverted through the shorting paths established by the shorting device, e.g. MOSFET 40, in order to produce effective turn-off of the thyristor when high anode currents are passing through the thyristor.

While FIGS. 1 and 3 show a single field-effect transistor 40 connected between the gate electrode 30 and cathode electrode 19 adjacent the center line of the thyristor 8, it is to be understood that more than one such transistor can be connected between these electrodes at this same location or at other locations on the thyristor (e.g., near the outer periphery of the thyristor or at a combination of these locations). If more than one field-effect transistor is used, the transistors and the turn-on circuitry therefor should be such that turn-on of the transistors is effected substantially simultaneously so that the transistors are able, without delay, to share the current diverted from the bypassed PN subjunctions and effectively limit the resistance of the bypass when turned on. The location of the transistors should be such that the leads connecting each of them between the cathode and 30 gate electrodes are a near-minimum in length, thus holding to a near-minimum the resistance and inductance of these leads and rendering the transistors 40 more effective in establishing a low impedance bypass around the subjunctions J1a when turned on.

An advantage of the disclosed construction is that the field-effect transistor(s) 40 are discrete devices separate from the rest of the thyristor and, accordingly, can be fabricated separately from the rest of the thyristor. These transistors 40 require for their manufacture integrated-circuit fabricating procedures that are expensive to employ because of precision and cleanliness requirements. The main current-carrying portion of the thyristor can be fabricated by procedures that are considerably less demanding from a precision and cleanliness standpoint. This enables me to make the main current-carrying portion of the thyristor in facilities already in place for the manufacture of power thyristors and to obtain the field-effect transistors from already-established sources for such transistors.

It is to be noted-that the field-effect transistor 40 in the illustrated thyristor is in a location separate from the fingers 18. This enables the separately-manufactured field-effect transistor 40 to be easily incorporated into the thyristor. If additional field-effect transistors electrically paralleling the 55 illustrated transistor are employed, these too are positioned in locations separate from the fingers 18.

By employing for the main current-carrying portion of the thyristor a structure in which the gate electrode (30) covers most of the wafer surface 27 where the MOSFET 40 is 60 located, I can locate the MOSFET anywhere on this surface without substantially changing the resistance of the bypass developed around the PN subjunctions J1a when the MOSFET is turned on. To illustrate this point, reference may be had to the enlarged schematic view of FIG. 7 in connection 65 with the following discussion. Irrespective of where the MOSFET 40 of FIG. 7 is located on surface 27, the net

In a preferred form of the invention, each of the subjunctions IIa has a substantially lower avalanche voltage (i.e., at least 4 volts lower) centrally of the subjunction than at its outer edge. In one form of the invention, the central region of the subjunction is made to have an avalanche voltage of about 15 to 20 volts, and the remainder of the subjunction is made to have an avalanche voltage of about 25 to 35 volts. This feature reduces the susceptibility of the subjunction IIa to avalanching in a mode that can retrigger into conduction the miniature thyristor of which it is a part immediately following turn-off of the current through the miniature thyristor. A similar feature is present in the gate turn-off thyristor of my aforesaid U.S. Pat. No. 5,005,065, and reference may be had to that patent for a more detailed explanation of this particular feature.

Referring to FIG. 6, in one embodiment of the invention, ³⁵ the cathode layer fingers each have a width 80 of 6 mils, and the low-avalanche voltage central region 79 of each subjunction J1a has a width of 2 mils. The length of each finger is about 100 mils, and the central region extends along most of this length but terminates about 2 mils from each end of the finger. Thus, there is a subjunction region of relatively higher avalanche voltage about 2 mils in width around the entire perimeter of the central region 79.

The desired reduction in avalanche voltage at the central region 79 is achieved by increasing the concentration of P type impurities in a localized zone 81 of the P layer 12 located immediately beneath the central region 79. Several ways of producing this increased concentration are disclosed in my above-referenced U.S. Pat. No 5,005,065.

Another way of reducing the susceptibility of the subjunction J1a to avalanching in a mode that, immediately following current turn-off, can retrigger into conduction the associated miniature thyristor is by decreasing the electroninjection efficiency in the central region 79 of subjunction J1a. One way that this can be done is by providing a subjunction J1a having the cross-sectional configuration depicted in FIG. 8, i.e., one in which the central region 79 of the subjunction J1a is located a greater distance D from the middle junction J2 than are the edge portions of subjunction J1a. Generally speaking, the farther away any portion of subjunction J1a is from junction J2, the lower the electron-injection efficiency of such portion.

Another way of decreasing the electron-injection efficiency in the central region of the subjunction J1a in order 65 to enhance the turn-off capabilities of the thyristor is to reduce the lifetime of the conduction carriers in this central region. This can be done by locally diffusing a lifetimekilling impurity such as platinum into the central region 81 of the P type gate layer 12 or by suitably locally irradiating this region. Either of these techniques, which are also described in my U.S. Pat. No. 5,005,065, can be used alone 5 or in combination with the techniques described in the two immediately-preceding paragraphs.

While particular embodiments of the invention have been shown and described, it will be obvious to those skilled in the art that various changes and modifications may be made 10 without departing from the invention in its broader aspects; and it is therefore intended herein to cover all such changes and modifications as fall within the true spirit and scope of the invention.

What is claimed as new is:

1. A MOS-controlled thyristor comprising:

(a) a multi-layer semiconductor body having at least four layers, with contiguous layers being of different P and N conductivity types and with at least three back-toback PN junctions between contiguous layers; one end 20 layer constituting an anode layer, an opposite end layer constituting a cathode layer, and an intermediate layer contiguous with said cathode layer constituting a gate layer; said cathode layer being divided into many elongated fingers, thereby dividing the PN junction 25 between said cathode layer and said gate layer into many discrete PN subjunctions between said fingers and said gate layer which are effectively in parallel which each other so as to share the current through said thyristor when said thyristor is "on"; said gate layer 30 having predetermined surface regions adjacent said cathode layer but uncovered by said cathode-layer fingers and respectively surrounding the PN subjunctions between said fingers and the gate layer;

(b) an anode electrode in ohmic contact with said anode 35 layer,

(c) a cathode electrode having portions respectively registering with and in ohmic contact with said fingers,

(d) a gate electrode in ohmic contact with said gate layer 40 in said predetermined surface regions of said gate layer, said gate electrode surrounding the PN subjunctions between said fingers and the gate layers, and

(a) a MOS field-effect transistor connected between said cathode electrode and said gate electrode and being 45 located in a separate area of the thyristor from said fingers, said MOS field-effect transistor having a highresistance state when the thyristor is "on" and being switchable into a low-resistance "on" state, thereby developing a low-resistance bypass around said PN $_{50}$ subjunctions and turning off said thyristor upon being switched into said low-resistance "on" state.

2. The thyristor of claim 1 in which one or more additional field-effect transistors having a high-resistance state when the thyristor is "on" are connected between said cathode 55 electrode and said gate electrode and are located in separate areas of the thyristor from said fingers, said field-effect transistors being switchable substantially in unison into a low-resistance "on" state, thereby developing a low resistance bypass around said PN subjunctions and turning off 60 said thyristor upon being switched into said "on" state.

3. A thyristor comprising:

(a) a multi-layer semiconductor body having at least four layers, with contiguous layers being of different P and N conductivity types and with at least three back-to- 65 back PN junctions between contiguous layers; one end layer constituting an anode layer, an opposite end layer

constituting a cathode layer, and an intermediate layer contiguous with said cathode layer constituting a gate layer; said cathode layer being divided into many elongated fingers, thereby dividing the PN junction between said cathode layer and said gate layer into many discrete PN subjunctions between said fingers and said gate layer which are effectively in parallel with each other so as to share the current through said thyristor when said thyristor is "on"; said gate layer having predetermined surface regions adjacent said cathode layer but uncovered by said cathode-layer fingers and respectively surrounding the PN subjunctions between said fingers and the gate layer;

- (b) an anode electrode in ohmic contact with said anode layer,
- (c) a cathode electrode having portions respectively registering with and in ohmic contact with said fingers.
- (d) a gate electrode in ohmic contact with said gate layer in said predetermined surface regions of said gate layer, said gate electrode surrounding the PN subjunctions between said fingers and the gate layer, and
- (e) a solid-state switching device connected between said cathode electrode and said gate electrode and being located in a separate area of said thyristor from said fingers, said switching device having a high-resistance state when the thyristor is "on" and being switchable to a jow-resistance "on" state, thereby developing a low-resistance bypass around said PN subjunctions and turning off said thyristor upon being switched into said low-resistance "on" state.
- 4. The thyristor of claim 3 in which said solid-state switching device has a resistance in its "on" state sufficiently low to divert at least 10 percent of the anode current passing through said thyristor into one or more paths bypassing said subjunctions upon being switched into its "on" state.
- 5. The thyristor of claim 3 in which each of said PN subjunctions has a region located centrally of said subjunction that is characterized by a substantially lower avalanche voltage than characterizes the region of said PN subjunction that surrounds said centrally-located region.
- 6. The thyristor of claim 3 in which each of said PN subjunctions has a region located centrally of said subjunction that is characterized by an avalanche voltage at least 4 volts lower than characterizes the region of said PN subjunction surrounding said centrally-located region.
- 7. The thyristor of claim 3 in which each of said PN subjunctions has a region located centrally of said subjunction that is characterized by a lower electron-injection efficiency than characterizes the region of said subjunction that surrounds said centrally-located region.
- 8. The thyristor of claim 7 in which said gate layer includes in its region immediately adjacent said central region of each of said PN subjunctions a zone in which the conduction carriers present are characterized by having a lifetime substantially shorter than characterizes the conductive carriers present in the zone of said gate layer immediately adjacent the region of said PN subjunction that surrounds said centrally-located region.
 - 9. The thyristor of claim 7 in which:
 - (a) the PN junction between said gate layer and an intermediate layer adjacent thereto constitutes a middle PN junction of the thyristor, and
 - (b) most of the central region of each subjunction is located a greater distance from said middle PN junction of the thyristor than is the region of said PN subjunction that surrounds said central region.

(a) aligned with each subjunction, the gate layer has a portion projecting from the surface of the gate layer that is in ohmic contact with said gate electrode, and

10. The thyristor of claim 3 in which:

	that is in online contact with said gate electrode, and				
5	(b) one said cathode layer fingers is located at the outer				
•	end of each said projecting portion.				
	11. A MOS-controlled thyristor, comprising:				
	(a) a thyristor in the form of a multi-layer				
	semiconductor body having anode, cathode and				
10	gate electrodes in ohmic contact with respective				
10	layers of said multi-layer semiconductor body, and				
	having on and off states of respective conduction				
	and non-conduction of current therethrough for				
1.5	high-power switching by said thyristor; and				
15	(b) a discrete MOSFET transistor having gate, source				
	and drain electrodes and having a low-resistance on				
	state and a high-resistance off state controlled by a				
•	predetermined voltage signal applied to the gate				
20	electrode of said MOSFET transistor to				
20	respectively enable and disable current flow				
	through a source-drain path thereof, said source				
	and drain electrodes being electrically connected				
	between one of said cathode and anode electrodes				
25	and said gate electrode of said thyristor, whereby				
25	said thyristor is controllable to be turned from its				
	on state to its off state by switching said MOSFET				
	transistor from its high-resistance off state to its				
	low-resistance on state, respectively, said				
30.	MOSFET transistor being separate from but in				
	proximity to said multi-layer semiconductor body.				
	12. The MOS-controlled thyristor of claim 11. in which				
:	said MOSFET transistor is located on a major surface of said				
	multi-layer semiconductor body.				
35	13. The MOS-controlled thyristor of claim 11, in which				
	plural MOSFET transistors are connected by electrical leads				
	between said one of said cathode and anode electrodes and				
	said gate electrode of said thyristor.				
	14. The MOS-controlled thyristor of claim 13, in which				
40	plural MOSFET transistors are located relative to said				
	thyristor to render said electrical leads of near-minimum				
	length.				
	15. The MOS-controlled thyristor of claim 13. in which				
	said plural MOSFET transistors are operable to be switched				
45	simultaneously from the respective high-resistance off state				
	to the respective low-resistance on state.				
	16. A process for fabricating a MOS-controlled thyristor.				
	comprising the steps of:				
	(a) forming a high-power thyristor by process				
50	technology as a multi-layer semiconductor body				
	technology as a manificaçor semiconductor body				

having multiple PN junctions and anode, cathode and gate electrodes in ohmic contact with respective layers of said multi-layer semiconductor body, to provide the thyristor with on and off states of respective conduction and non-conduction of current therethrough;

(b) fabricating at least one discrete MOSFET transistor using an integrated circuit fabrication process technology distinct from the steps of forming said thyristor, including providing said at least one MOSFET transistor with gate, source and drain electrodes for switching between a low-resistance on state and a high-resistance off state

15

of said at least one MOSFET transistor;

(c) locating said at least one MOSFET transistor proximate said semiconductor body of said thyristor and electrically connecting said source and drain electrodes between one of said cathode and anode electrodes and said gate electrode of said thyristor, whereby to render said thyristor controllable to be turned from its on state to its off state by switching said at least one MOSFET transistor from its high-resistance off state to its low-resistance on state, respectively.

controlled by voltage applied to the gate electrode

17. The process of claim 16, including the step of locating said at least one MOSFET transistor on a major surface of said semiconductor body of said thyristor.

- 18. The process of claim 16, including the steps of connecting plural MOSFET transistors fabricated by said integrated circuit process technology distinct from the process technology by which said thyristor is formed between said one of said cathode and anode electrodes and said gate electrode of said thyristor.
- 19. The process of claim 18, wherein the step of connecting said plural MOSFET transistors between said one of said cathode and anode electrodes and said gate electrode of said thyristor includes locating each of said plural MOSFET transistors relative to said thyristor such that electrical leads connecting said plural MOSFET transistors between said one of said cathode and anode electrodes and said gate electrode of said thyristor are of near-minimum length.
- 20. The process of claim 18, wherein the step of connecting said plural MOSFET transistors is performed to enable them to be switched simultaneously from the high-resistance off state to the low-resistance on state of the respective transistor, for turning said thyristor to its off state.

21. The MOS-controlled thyristor comprising:

(a) a thyristor in the form of a multi-layer semiconductor body having anode, cathode and gate electrodes in ohmic contact with respective layers of said multi-layer semiconductor body, and having on and off states of respective conduction and non-conduction of current therethrough for high-power switching by said thyristor; and

10

5

1.5

20

ارا [25] ايا

ü

30.

35

- 5 - 5 40

45

50

5

10

15.

20

آرِّة آرَّةً 25

U

إربا

ë:

Ŋ

40

45

50

55

- a solid-state switching device connected between one of said anode and cathode electrodes and said gate electrode and being located in a separate area of said thyristor from said one of said anode and cathode electrodes, said switching device having a high-resistance state when the thyristor is "on" and being switchable to a low-resistance "on" state, thereby developing a low-resistance bypass around said multi-layer semiconductor body and turning off said thyristor upon being switched into said low-resistance "on" state.

 22. The controlled thyristor of claim 21, in which said
 - 22. The controlled thyristor of claim 21, in which said solid-state switching device is located on a major surface of said multi-layer semiconductor body.
 - 23. The controlled thyristor of claim 21, in which a plurality of said switching devices are connected by electrical leads between said one of said cathode and anode electrodes and said gate electrode of said thyristor.
 - 24. The controlled thyristor of claim 23, in which said plurality of said switching devices are located relative to said thyristor to render said electrical leads of nearminimum length.
 - 25. The controlled thyristor of claim 23, in which said plurality of said switching devices are operable to be switched simultaneously from the respective high-resistance off state to the respective low-resistance on state.
 - 26. A process for fabricating a controlled thyristor, comprising the steps of:
 - (a) forming a high-power thyristor by process technology as a multi-layer semiconductor body having multiple PN junctions and anode, cathode and gate electrodes in ohmic contact with respective layers of said multi-layer semiconductor body, to provide the thyristor with on and off states of respective conduction and non-conduction of current therethrough;
 - (b) fabricating at least one discrete solid-state switching device using an integrated circuit fabrication process technology distinct from the steps of forming said thyristor, said at least one solid-state switching device having a low-resistance on state and a high-resistance off state; and
 - (c) locating said at least one solid-state switching device proximate said semiconductor body of said thyristor and electrically connecting said at least one solid-state switching device between one of said cathode and anode electrodes and said gate electrode of said thyristor, whereby to render said thyristor controllable to be turned from its on state to its off state by switching said at least one solid-state switching device from its high-resistance off state to its low-resistance on state, respectively.
- 27. The process of claim 26, including the step of locating said at least one solid-state switching device on a major surface of said semiconductor body of said thyristor.

5

10

15

20

H. R. M. Marie Control of Control Phys. Bern. Marie Control Phys. Bern. Marie Bren. Heart Bren. Heart


Man the man same some


- 28. The process of claim 26, including the steps of connecting a plurality of said switching devices fabricated by said integrated circuit process technology distinct from the process technology by which said thyristor is formed between said one of said cathode and anode electrodes and said gate electrode of said thyristor.
- 29. The process of claim 28, wherein the step of connecting said plurality of said switching devices between said one of said cathode and anode electrodes and said gate electrode of said thyristor includes locating each of said plurality of said switching devices relative to said thyristor such that electrical leads connecting said plurality of said switching devices between said one of said cathode and anode electrodes and said gate electrode of said thyristor are of near-minimum length.
- 30. The process of claim 28, wherein the step of connecting said plurality of said switching devices is performed to enable them to be switched simultaneously from the high-resistance off state to the low-resistance on state of the respective switching device for turning said thyristor to its off state.

* * * * *

ABSTRACT

This thyristor comprises a main current-carrying portion in the form of a semiconductor body having four layers, with contiguous layers being of different P and N conductivity types and with three back-to-back PN junctions between contiguous layers. One end layer constitutes an anode layer, an opposite end layer constitutes a cathode layer, and an intermediate layer contiguous with the cathode layer constitutes a gate layer. The cathode layer is divided into many elongated fingers, thereby dividing the PN junction between the cathode layer and the gate layer into many discrete PN subjunctions between the fingers and the gate layer. These subjunctions are effectively in parallel with each other so as to share the main current through the thyristor when the thyristor is "on". The gate layer has predetermined surface regions adjacent the cathode layer that are uncovered by the cathode-layer fingers and that respectively surround the PN subjunctions between the fingers and the gate layer. A gate electrode in ohmic contact with the gate layer in said predetermined surface regions of the gate layer surrounds the PN subjunctions between said fingers and said gate layer. The main current-carrying portion further comprises a cathode electrode having portions respectively registering with and in ohmic contact with the cathode-layer fingers.





-25

32 **N**+

27/J1/J1a 22 2

9

Jia P

N


J1


J2⁻

J3⁻

12-13-

10~





PTO/SB/51 (12-97)
Approved for use through 9/30/00. OMB 0651-0033
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

REISSUE APPLICATION DECLARATION BY THE INVENTOR

105773.00103

Docket Number (Optional)

As a below named inventor, I hereby declare that: My residence, post office address and citizenship are stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first
and joint inventor (if plural names are listed below) of the subject matter which is described and claimed in patent number5,614,737, granted March _25, _1997, and for which a reissue patent is sought on the invention entitledMOS-CONTROLLED
HIGH-POWER THYRISTOR the specification of which □ The specification of which
is attached hereto.
was filed on as reissue application number / and was amended on
and was amended on (If applicable)
I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56. I verily believe the original patent to be wholly or partly inoperative or invalid, for the reasons described below. (Check all boxes that apply.)
by reason of a defective specification or drawing.
X by reason of the patentee claiming more or less than he had the right to claim in the patent.
by reason of other errors.
At least one error upon which reissue is based is described as follows:
Both independent claims include a limitation directed to
"many elongated fingers." Since that limitation is not required
to avoid the prior art or to claim the invention definitely, the
patent covers less than the patentee is entitled to claim.

PTO/SB/51 (12-97)
Approved for use through 9/30/00. OMB 0651-0033
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(REISSUE APPLICATION DECLARATION BY THE INVENTO				ITOR, p	page 2)	Docket Number (Optional) 105773.00103	
All errors corrected in this reissue application arose without any deceptive intention on the part of the applicant. As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.							
Name(s)		ſ	Registration Numb	ber			
David J. Edmondson 35,126 Michael C. Greenbaum 28,419 Donald R. Greene 22,470							
Correspondence Address: Direct all communications about the application to:					Place Customer Number Bar		
Customer Number 002779 OR Type Customer Number here			Code Label here				
Firm or Individual Name	() = 1						
Address	900 1	7th St.	, N.W S	uite	1000		
Address							
City	Washi	ngton			State	DC ZIP 20006	
Country							
Telephone	202-4	63-7700			Fax	202-463-6915	
on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine and imprisonment, or both, under 18 U.S.C. 1001, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this declaration is directed. Full name of sole or first inventor (given name, family name) Dante E. Piccone Inventor's signature Residence Date							
Glenmoo: Post Office Addres		,		Date	3/16/	199	
65 Denton 1	65 Denton Dr., Glenmoore PA 19343 U.S.						
Full name of secor	nd joint inv	entor (given r	name, family name	e)			
Inventor's signatur	е			Date		-	
Residence			Citizenship				
Post Office Address							
Full name of third j		tor (given nan	ne, family name)				
Inventor's signature			Date				
Residence				Citizenship			
Post Office Address							
Additional join	t inventors	s are named o	on separately num	abered	sheets attach	ned hereto.	

PTO/SB/96 (6-98)

Approved for use through 09/30/2000. OMB 0651-0031

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

STATEMENT UNDER 37 CFR 3.73(b)

And the state of t				
Applicant/PatentOwner: <u>Dante E. Piccone</u>				
Application No./Patent No.: 5,614,737 Filed/Issue Date: March 25, 1997				
Entitled: MOS-CONTROLLED HIGH-POWER THYRISTOR				
Silicon Power Corporation ,a corporation ,				
(Name of Assignee) (Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)				
states that it is:				
1. x the assignee of the entire right, title, and interest; or				
2. an assignee of an undivided part interest				
in the patent application/patent identified above by virtue of either:				
A. [] An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the Patent and Trademark Office at Reel $\frac{7608}{5}$, Frame $\frac{0775}{5}$, or for which a copy thereof is attached.				
OR The state of th				
B. [] A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as shown below:				
1. From: To:				
The document was recorded in the Patent and Trademark Office at Reel, Frame, or for which a copy thereof is attached.				
2. From:				
The document was recorded in the Patent and Trademark Office at Reel, Frame, or for which a copy thereof is attached.				
3. From:				
The document was recorded in the Patent and Trademark Office at Reel, Frame, or for which a copy thereof is attached.				
Additional documents in the chain of title are listed on a supplemental sheet.				
[] Copies of assignments or other documents in the chain of title are attached. [NOTE: A separate copy (i.e., the original assignment document or a true copy of the original document) must be submitted to Assignment Division in accordance with 37 CFR Part 3, if the assignment is to be recorded in the records of the PTO. See MPEP 302-302.8]				
The undersigned (whose title is supplied below) is empowered to sign this statement on behalf of the assignee.				
3/Mer x nom				
Date Signature				
Harshad Mehta				
Typed or printed name				
President and CEO				
Title				